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ABSTRACT
This thesis explores the time-based techniques in the context of phase-locked
loop (PLL) implementation. Many studies of the topic have been performed
in the past. Functioning as an eective replacement of passive capacitors,
time-based integrators using oscillators prove to be more area ecient and
highly digital when implemented in integrated circuits. To better explore
their potential area saving benets, the time-based techniques are imple-
mented to serve the integral control of a type-II PLL. A comprehensive anal-
ysis is performed to evaluate the pros and cons of the new techniques. In
particular, the noise and power trade-o of having additional oscillators in
the system is explained in detail. The analyses are veried with a prototype
PLL fabricated in 65 nm CMOS technology. The prototype PLL occupies an
active area of only 0.0021mm2 and operates across a supply voltage range
of 0.6V to 1.2V providing 0.4-to-2.6GHz output frequencies. At 2.2GHz
output frequency, the PLL consumes 1.82mW at 1V supply voltage, and
achieves 3.73 psrms integrated jitter. This translates to an FoMJ of -226.0 dB,
which compares favorably with state-of-the-art designs while occupying the
smallest reported active area. With the application of time-based tech-
niques in clocking circuitry, the proposed time-based integral control PLL
shall present a viable alternative to the conventional purely analog or digital
PLL architectures.
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CHAPTER 1
INTRODUCTION
Phase-locked loops (PLLs) are widely used in analog, digital, RF, and em-
bedded systems to generate a high frequency clock from a low frequency ref-
erence clock. Modern communication systems have developed sophisticated
schemes to transmit multi-media data in a power ecient manner. Thanks
to the invention of integrated circuits (ICs) and sustaining Moore's law of IC
process technology, system-on-chips (SoCs) of modern communication sys-
tems support customers with functionalities way beyond text or voice data
transmission. To make such high-level utility possible, modern processors of
SoCs are improved from the aspect of not only processing speed but, more
importantly, the potential to handle information transmitted through various
carrier media, ranging from commonly observed audio voice to high speed
Ethernet for sharing photos and video streams. To prevent the data transmis-
sion from interfering with daily conversation, analog and digital modulation
have to be applied to the raw data, converting it to a dedicated frequency
band for further processing. To properly coordinate such process, a high fre-
quency clock signal is required, which is usually obtained through usage of a
frequency synthesizer. Most frequency synthesizers employ phase-locking to
achieve desired high frequency clock with accuracy dened by system speci-
cations [1]. Modern SoCs usually employ multiple PLLs to cater to varying
demands of modules such as multi-core processors, memories, I/O interfaces,
and power management [2]. If each of these PLLs occupies large area, the
total area occupied by PLLs will become a signicant portion of the SoC
area. Therefore, it is important to implement these PLLs in an area ecient
manner without degrading their jitter or increasing power consumption.
1
1.1 Charge-pump Based Analog PLL
Figure 1.1 shows one commonly employed phase-locked loop (PLL) archi-
tecture, in which such a frequency synthesizer could be implemented [3]. A
phase/frequency detector (PFD) rst measures the phase dierence between
the input reference and feedback clock signal and generates an output pulse
accordingly. The output pulse of PFD then controls the charge-pump block
and generates control current which changes according to the measured phase
dierence at the input of PFD. The control current is converted to control
voltage after passing through a loop lter, which is implemented as a series
connection of resistor and capacitor (shown in Fig. 1.1). The control signal
Figure 1.1: Schematics of a charge-pumped based analog PLL.
then adjusts the output frequency of the voltage-controlled oscillator (VCO)
to minimize the phase error between reference and feedback clock. There-
fore, the operation of the PLL could be viewed as a negative feedback system
which forces the phase error (measured between reference and feedback clock)
to be zero in steady state. Notice that a divider is inserted in the feedback
path, which implies that the output frequency would be locked to N  FREF,
where FREF represents the frequency of the reference signal. The divider ra-
tio, N, could be independently selected to produce the desired high frequency
signal as shown in Fig. 1.2. In this case, the simulation testbench is run with
divider ratio N = 4. The performance of the PLL is usually described using
time domain metric number, jitter, which quantizes the uncertain positions
of clock transition edges at a given frequency due to the presence of noise.
Since PLL essentially functions as a feedback loop in phase domain, the phase
2
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Figure 1.2: Time domain waveforms of charge-pumped based analog PLL.
noise output with respect to all noise sources is shown in Fig. 1.3. The time
domain jitter can be calculated from the total output phase noise using Eq.
(1.1):
T =
sZ 1
0
STotalOUT(f) 
TVCO
2
(1.1)
where TVCO is the period of the output frequency. Referring to Fig. 1.3, we
can easily identify the low-pass behavior of the total output phase noise, and
also band-pass behavior of the VCO phase noise measured at the output.
Furthermore, in most cases of PLL design, the phase noise of the VCO is the
dominant noise source. In order to reduce the noise contribution from the
VCO, one way is to allow more power consumption for the VCO design which
helps improve the phase noise to some extent. On the other hand, as we have
seen from the output phase noise plot, the bandwidth of the PLL shall be
increased so that more inherent suppression of the VCO noise is provided by
the feedback loop. To ensure the loop stability while pushing the bandwidth
higher, the loop response must place a zero at the appropriate frequency
to keep the phase margin of the loop. As a result, the capacitor value of
the loop lter tends to become dicult to integrate on chip. For example,
achieving a PLL bandwidth of 3 MHz and phase margin of 70 requires a
capacitance of 300 pF (with R = 1 K
) to place the loop stabilizing zero
3
Figure 1.3: Simulated output phase noise of charge-pump based PLL.
frequency at 10 times lower than the PLL bandwidth. In 65 nm CMOS
process, with capacitor density of 1fF=m2, this capacitance occupies an
active area of 0.3 mm2. For this reason, loop lter capacitor occupies large
area and is typically the major bottleneck in reducing PLL area. Process
scaling further exacerbates this issue because: (a) increasing oscillator gain
increases the needed capacitor value, and (b) leakage current prohibits the
usage of high-density MOS capacitors.
1.2 Digital PLL
To circumvent the noise-power trade-o discussed in Section 1.1, digital PLLs
(DPLLs) oer a means to eliminate the capacitor by implementing a loop
lter in the digital domain [4]. As shown in Fig. 1.4, integral control of the
digital PLL is realized by using a digital accumulator in place of a capacitor.
A time-to-digital converter (TDC) acts as a digital phase detector (DPD),
digitizing phase dierence between the reference clock and divider output
and feeding it to the digital loop lter (DLF). A digital-to-analog converter
(DAC) converts the DLF output to analog voltage and drives the VCO, im-
plementing a digitally-controlled oscillator (DCO), towards phase/frequency
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lock. A major drawback of a DPLL is the degraded jitter performance due to
Figure 1.4: Schematics of a digital PLL.
the quantization error of TDC. In contrast to the analog PFD, under locked
condition of the loop, TDC output dithers between two states. During the
dithering, the digitally-controlled VCO output phase accumulates following
the TDC output pulses. This behavior is illustrated in Figure 1.5. The direc-
tion of the phase accumulation changes according to the TDC output so that
on average the overall output phase remains locked with respect to the refer-
ence signal. However, the output phase error attributed to TDC is limited by
the resolution of the TDC, eventually measured as deterministic jitter at the
PLL output [4]. Furthermore, in most cases, the proportional path gain of
Figure 1.5: Illustration of TDC dithering and DCO phase accumulation.
DPLL is designed to be much larger than the integral path gain to make the
loop response over-damped. As a result, the TDC quantization noise leaks
to the output through a proportional path, appearing as one of the dominant
noise sources in the system. Besides TDC, DCO also introduces quantization
noise into the system. Specically, the DAC that is used to interface between
5
DLF and VCO inevitably quantizes and converts the input analog signals to
digital control words. The main sources of quantization noise in the DPLL
system are summarized in Figure 1.6. Compared to analog implementation,
Figure 1.6: Quantization noise in DPLL.
DPLL introduces quantization noise in addition to existing phase noise of
the VCO. This issue is best explained considering two main noise sources of
DPLL, namely the quantization noise due to TDC and phase noise due to
the VCO block of the DCO. The noise transfer function, dened as the ratio
of output phase noise to input noise source, is plotted with respect to TDC
quantization noise and DCO phase noise. As shown in Fig. 1.7, the loop
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Figure 1.7: Noise transfer function of SQ;TDC and SQ;DCO.
suppression to TDC behaves as a low-pass lter, yet that to DCO behaves
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as a high-pass lter. The bandwidth of the two ltering response is exactly
equal to the DPLL loop bandwidth. Consequently, reducing the contribution
of TDC quantization error by ltering imposes conicting noise bandwidth
requirements. For instance, suppressing TDC quantization error by lowering
the PLL loop bandwidth increases the contribution of VCO phase noise and
vice versa. On the other hand, designers could improve the jitter performance
by reducing the noise source through usage of a high resolution TDC or a
VCO with better phase noise performance. However, the high-performance
requirements of both lead to increase of power consumption.
1.3 Hybrid PLL
Based on the observation that most of the TDC quantization error in a DPLL
leaks to the output through the digital proportional path, a hybrid architec-
ture was proposed to utilize quantization-free proportional path and digital
integral path [5]. As shown in Fig. 1.8, hybrid PLL (HPLL) implements the
proportional path very similarly to the analog architecture, measuring the
input phase error with PFD instead of TDC. A bang-bang phase detector
(BBPD) is then connected to provide additional sign information and serve
as a 1-bit TDC for the digital integral control. The conicting noise-power
Figure 1.8: Schematics of a hybrid PLL.
trade-o seen in the DPLL is resolved since the analog proportional path
completely eliminates the quantization error and the loop bandwidth could
be independently designed to suppress VCO phase noise. The quantization
noise from the digital control path could be easily suppressed by lowering
7
the noise-bandwidth for the integral control path, which has negligible eect
on VCO phase noise suppression thanks to the hybrid implementation [5].
However, HPLL often requires a high resolution DAC, for the same reason
as in the DPLL design, that converts accumulator output into a control volt-
age for the VCO. One way to implement high-resolution DAC consists of
programmable arrays of capacitors, which usually take up a large area [6].
An alternative DAC implementation using a delta-sigma architecture may
reduce the number of unit elements in the DAC, but the low pass lter
required to lter high frequency quantization error typically occupies large
area [5]. The published hybrid architecture circumvents conicting noise
bandwidth trade-os in conventional DPLL [4] by combining an analog PLL
based proportional path with a digital PLL based integral path. Yet area
consumption of digital implementation counteracts the benets brought by
the architecture.
1.4 Overview
The simplicity of the analog PLL provides excellent jitter performance, yet
the passive capacitor needed for the loop lter takes up large chip area. On
the other hand, the digital PLL better utilizes the process scaling advan-
tage, yet addition of quantization noise degrades the PLL performance and
overall power eciency of the system. To overcome the drawbacks of the
conventional analog/digital architectures, we seek a novel implementation
approach to serve as an alternative to state-of-the-art PLL designs. The rest
of the thesis is organized to illustrate our proposed time-based architecture
and discusses the trade-os we made in comparison to the conventional ar-
chitectures. Chapter 2 reviews the concept behind time-based integrators
and illustrates the proposed PLL architecture using a time-based integrator.
Chapter 3 discusses design challenges of the architecture, and demonstrates
both advantages and disadvantages compared to analog, digital and hybrid
approaches mentioned. Chapter 4 presents the method we used to overcome
the drawbacks of applying the pulse-width-modulated control signal when
implementing the time-based integrator. The measurement results are pre-
sented in Chapter 6, and Chapter 7 concludes the thesis with a summary of
key points.
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CHAPTER 2
TIME-BASED PLL: THEORY AND
ARCHITECTURE
Figure 2.1 shows the block diagram of the time-based integrator [7]. It con-
sists of a duty-cycle-to-current, or for short D2I, converter, ring oscillator,
and phase detector (PD). The D2I converter, D2IINT, takes input duty cycle
and converts it to a control current for the current controlled ring oscilla-
tor CCROI. The oscillator output is then passed into a PD which measures
the phase dierence with respect to a reference input. The details of the
time-based integrator are presented in the rest of the chapter.
Figure 2.1: Schematic of a time-based integrator.
2.1 Ring Oscillators as Integrators
To elaborate the function of an oscillator as an integrator, it is instructive to
review the behavior of a voltage (or current) controlled ring oscillator based
integrator [7, 8, 9]. Consider a voltage controlled ring oscillator or VCRO,
which takes an input signal x(t). Then the output of the VCRO y(t) can be
9
calculated as:
y(t) = cos(2f(t) + ) (2.1)
Therefore, a VCRO converts an input voltage to a clock signal with a variable
frequency f(t) (Fig. 2.2). For an ideal oscillator, the output frequency would
be proportional to the input voltage such that
f(t) = K  x(t) (2.2)
where K denotes the constant of proportionality between the voltage and
frequency. The constant is dened as the oscillator gain and is commonly
denoted as KVCRO (Fig. 2.3). While oscillator application typically lies in
Figure 2.2: VCRO converts input control voltage to a clock frequency.
Figure 2.3: Illustration of VCRO gain.
the output frequency as a controlled clock source, the phase of the oscillator
output often proves to be useful. For instance, in PLL design the output
10
oscillator phase is used to compare with the reference phase, and the phase
error serves the feedback loop to reduce the jitter at the output. To use os-
cillators as integrators, what we are interested in is the output phase instead
of output frequency. Because output frequency of a VCRO phase is propor-
tional to its input voltage, and phase is the integral of frequency, VCRO acts
as a voltage to phase integrator with the following transfer function:
FVCRO(s)
Vin(s)
= KVCRO =) VCRO(s)
Vin(s)
=
KVCRO
s
(2.3)
where Vin and VCRO denote VCRO input voltage and output phase, respec-
tively. Following Eq. (2.3), we observe that the oscillator can be viewed
as an integrator with voltage input and phase output. Note that the inte-
gration from frequency to phase is a true lossless integration independent
of transistor imperfections and supply voltage. In practical implementation,
the parasitics may show up as a pole to the overall transfer function, yet
the functionality of the integrator is not aected for frequencies below the
parasitic pole. To better characterize the frequency response of the integra-
tor, we observe that the time constant of the VCRO integrator is equal to
the inverse of its voltage-to-frequency gain, KVCRO. Up to this point, we
realize that an alternative to integrator other than passive capacitor could
be through a voltage-controlled oscillator, which could be implemented as a
ring oscillator to save the chip area.
In the implementation of the time-based PLL, current controlled ring oscil-
lators are used, which work similarly to VCRO, except that the input control
is realized as current. This is for the simplicity of implementing the addition
function in the loop response. Voltage-mode addition requires additional
complexity in the circuits, while current-mode addition could be realized
by simply shorting at the summing nodes. In the following discussion we
will show the proposed time-based PLL architecture, and present the loop
analysis for the PLL design.
2.2 Proposed Architecture
Refer to the block diagram shown in Fig. 2.1; note that the time-based in-
tegrator includes additional blocks besides the ring oscillator. This is due
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to the fact that the integrator through the oscillator is only voltage/current
to phase. While voltage/current could be easily accessed in the circuits,
phase-domain information is typically beyond reach without explicit inter-
face between phase and voltage/current. As a result, in order to use CCRO
as an alternative integrator to a capacitor, a means to convert CCRO out-
put phase into a voltage (or current) signal is needed. To implement such
conversion, a phase detector (PD) is used. The PD's operation is explained
as follows. It takes two input signals, compares them and generates output
pulses that match the dierence between them, for example, the rising edges
of the two input signals. Hence, the PD output pulse reects the phase dif-
ference if one of the inputs is chosen to be a xed reference clock, and the
average DC output of the PD would correspond to a phase dierence mea-
sure. In this case, the CCRO phase will be compared with the phase of a
reference clock, and generates a pulse width modulated signal as shown in
Fig. 2.4 [7, 8]. The pulse width, or equivalently the duty cycle, of the PD
output is a measure of the CCRO output phase. Note that if the CCRO free
running frequency is not equal to the reference frequency, phase error accu-
mulates indenitely, which saturates the PD output. Therefore, to prevent
PD saturation, any system using a CCRO integrator must ensure that CCRO
frequency is equal to the reference frequency in steady state. Now consider
Figure 2.4: Schematic of ring oscillator based integrator.
the time-based integrator in the context of a PLL as shown in Fig. 2.1. The
PLL compares input reference clock with output clock using a PFD which
generates UP and DN pulses. The PFD output is rst converted to current
by D2IPROP and directly passed to the output oscillator. This implements
the proportional path of the PLL much similarly to [5]. Meanwhile, PFD
output is converted to current through D2IINT and subsequently integrated
by a CCRO denoted as CCROI. Because output of CCROI is in phase do-
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main, it is rst converted into a 2-level pulse width modulated voltage signal
by a phase detector (PD). As shown in Fig. 2.5, the PD output with a phase
dierence of  radians between CCROI and reference shows a duty cycle of
50%. The duty cycle changes to 25% when the phase dierence is changed
to 0:5. A D2I converter, D2IPD, converts 2-level PD output into current
Figure 2.5: Time domain waveforms of time-based integrator with input
phase dierence of (a) , and (b) 0:5.
and feeds it into the main CCRO, CCROM, thus implementing the integral
control of the Type-II response. It is worth mentioning that even though PD
output takes only CMOS levels, no quantization error is introduced by the
time-based integrator.
Figure. 2.1 is redrawn as a block diagram shown in Fig. 2.6 to facilitate
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the small signal analysis of the PLL loop. Output oscillator CCROM is
controlled via the proportional and integral path D2I converter currents,
denoted as IPROP and IINT, respectively. The pulse-width modulated PD
output is converted into current using D2I converters. The gain of the D2I
REF
PFD
OUT
CCROM
PD
CCROI
N
D2IPROP
IINT
VPFD
PWMI
D2IINT D2IPD
IPROP
Time-based integrator
Figure 2.6: Type-II PLL with time-based integrator in the integral path.
converter, KD2I, is equal to:
KD2I = ID2I (2.4)
where ID2I is the output current of the D2I converter when the input duty
cycle is equal to 100%. PFD output is converted to equivalent current by
D2IPROP in the proportional path resulting in a proportional path gain of:
KP =
IPROP
VPFD
= KD2I;PROP (2.5)
where KD2I;PROP is the gain of D2IPROP and is equal to ID2I;PROP. On the other
hand, PFD output is integrated by CCROI, and the PD converts CCROI
phase to a pulse-width modulated signal, which is converted to current out-
put, IINT, by D2IPD. Denoting PFD output by VPFD, the transfer function
of the time-based integrator is equal to:
HINT(s) =
IINT(s)
VPFD(s)
= KD2I;INT KPD KD2I;PD  KCCROI
s
(2.6)
Therefore, integral path gain is then equal to:
KI = KD2I;INT KPD KD2I;PD KCCROI (2.7)
14
Loop gain of the proposed PLL is thus calculated as:
LG(s) =
1
N
KPFD  KCCROM
s


KP +
KI
s

(2.8)
By equating this to the loop gain of a conventional charge-pump based PLL,
loop parameters needed to achieve the desired loop bandwidth and phase
margin can be calculated.
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CHAPTER 3
TIME-BASED PLL: DESIGN CHALLENGES
As shown in Chapter 2, the proposed time-based PLL architecture realizes in-
tegral control based on the pulse width modulated (PWM) signal at the out-
put of the PD. While CMOS level control signal introduces no quantization
into the system, the usage of PWM signal to directly control oscillator fre-
quency in the time-based integrator introduces spurious tones at the output.
These tones should be carefully managed to reduce the impact on the jitter
performance of the PLL. In this chapter, we rst discuss the mechanisms be-
hind the spurious tones introduced by the PWM control. Specically, it will
be shown that spurious tones are caused by: (i) frequency mismatch between
reference frequency FREF and free-running frequency of CCROI and (ii) high
frequency contents of PWM signal fed to CCROM without adequate ltering.
Then, we present the noise analysis of the time-based PLL, identifying major
noise contributors in the system.
3.1 Spurious Tones due to Frequency Oset
The time-based integrator requires additional PD to convert the phase-domain
integrated output to either voltage or current domain. In order for PD to
properly generate an output with varying duty cycle, additional reference
clock signal has to be provided. Consider an alternative representation of
the integral path shown in Fig. 3.1. The PFD output, VPFD, is converted
VPFD KD2I,INT
FCCROI KPD
Φe IINTKD2I,PDKCCROI
ICCROI
FREF
Figure 3.1: Small signal model of the time-based integral path.
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to current, ICCROI , by a D2I converter that has a gain of KD2I;INT. CCROI
converts D2I output current to frequency FCCROI with a gain of KCCROI . The
phase error, e, seen by the PD is proportional to the integral of frequency
oset dened as FCCROI   FREF and is equal to:
e(t) =
Z t
0
(FCCROI()  FREF)d (3.1)
Because of the integration of frequency error, CCROI frequency must be
equal to FREF in steady state to prevent PD output from saturating. Other-
wise, the phase error accumulates indenitely and causes the PD output duty
cycle to keep increasing from 0% to 100% and wrap around continuously. De-
noting frequency of CCROI as the sum of its free-running frequency, FFR,
and additional deviation due to the input control current, FCCROI is equal
to:
FCCROI = FFR + ICCROI KCCROI (3.2)
where the sign of the current is consistent with the sign of the measured
frequency error between FCCROI and FREF. Equations (3.1) and (3.2) indicate
that the average CCROI input current shall be zero, or in other words the
phase error reaches zero in steady state, if and only if the CCROI free-running
frequency FFR is equal to FREF. Under this condition, average PFD output
equals zero and the PLL locks without any static phase oset, barring any
osets introduced in the proportional path.
On the other hand, if the free-running frequency of CCROI is not equal to
FREF, the loop must account for the frequency dierence (F = FREF FFR)
by applying adequate control current to CCROI such that:
FCCROI = (FREF  F) + ICCROI KCCROI (3.3)
Because F causes PD output duty cycle to constantly increase (or decrease
if F is negative), CCROM frequency also increases constantly. The PFD
detects CCROM frequency deviation and produces UP/DN pulses that min-
imize frequency errors associated with both CCROI and CCROM. From Eq.
(3.3), control current necessary to make FCCROI = FREF is equal to:
ICCROI =
F
KCCROI
(3.4)
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Because non-zero ICCROI requires PFD output to be non-zero in steady state,
PLL has to lock with a static phase oset so as to simultaneously achieve
FCCROI = FREF and FCCROM = N  FREF. The static phase oset resulting
from F 6= 0 can be calculated as:
OS =
ICCROI
KD2I;INT KPFD (3.5)
Static phase oset causes modulation of CCROM control through the pro-
portional path, which manifests as reference spur. Using narrow-band ap-
proximation [10], the magnitude of the reference spur can be calculated as:
Spur magnitude [dB] = 20 log

FBW
FREF
 N  OS

(3.6)
where FBW is the loop bandwidth, and N is the feedback division ratio. The
deterministic jitter resulting from the reference spur is equal to:
DJOUT =
2

 TOUT  10Spur[dBc]=20 (3.7)
With FREF = 275 MHz, and 10 MHz bandwidth, a 1% error in CCROI free-
running frequency gives rise to a reference spur of -27 dB, which translates
to a deterministic jitter of 12.9 ps at an output frequency of 2.2 GHz.
3.2 Spurious Tones due to PWM Control
The second set of spurious tones in the proposed time-based controller arises
from controlling CCROM with PD output in the form of pulse width modu-
lated signal as explained in Chapter 2. The PD output is a 2-level signal with
the requisite duty cycle that tunes FCCROM to be equal to N  FREF. While
modulating the frequency with current output of D2IINT makes the average
frequency of CCROM to be equal to N  FREF, perturbations of CCROM fre-
quency by the PWM signal manifest as spurious tones at the PLL output.
In order to quantify the eect of PWM spurs, direct calculation following the
loop analysis presented earlier (see Chapter 2) may be too complicated for
an intuitive understanding of the possible degradation. To better illustrate
the spurious tones caused by the PWM control signal, we take into account
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the spurious tones when the PLL is locked. Under this circumstance, the
integral path oscillator settles to a xed frequency, thereby PD generating a
pulse with xed duty cycle. As a result, the control signal is simply a square
pulse with duty cycle corresponding to the possible phase oset at the in-
put of the PFD. Consequently, the spurs resulting from PWM control can
be calculated by representing steady state integral control signal, PWMINT,
assuming its duty cycle is D and amplitude is I0, using its Fourier series
representation as [11]:
PWMINT(t) = DI0+
1X
n=1
4I0
n
sinc

n
2tr
TPWM

sin(nD)cos(n!PWMt) (3.8)
where TPWM = 2=!PWM, and tr denotes the transition time of PWMINT
(assuming equal rise and fall time of the current pulse). Considering tr = 0,
for simplicity, and only the fundamental component at !PWM, it can be shown
that the modulation generates CCROM output of the following form [10]:
VCCROM(t) =
1X
n=0
Jn(0)  cos[(!c  n!PWM)t] (3.9)
where Jn(0) represents the nth order Bessel function, and J0 represents the
modulation index due to the fundamental component and 0 is given by:
0 =
KCCROM
!PWM
 2I0

 sin(D) (3.10)
Under narrow-band approximation, spurious tones due to PWM modulation
can be estimated using Eq. (3.9) and (3.10) as:
Spur magnitude [dB] = 20 log

KCCROM
FPWM
 I0

 sin(D)

(3.11)
Because FPWM = FREF, PLL output contains spurs at integer multiples of
reference frequency.
It is possible to greatly suppress PWM modulation induced spurious tones
by driving CCROM with the ltered PD output as illustrated in Fig. 3.2.
However, a low bandwidth lter needed to adequately suppress the spurious
tones may occupy a large area, thereby mitigating the area benet oered by
the time-based control. Using M-phase PWM control as described in [7, 9]
19
ΦCCROI
ΦREF
LPF
D2IPD
R C
PD IINT
DC 
IINT(ω)
ωn∙ωPWM
Harmonics
Figure 3.2: Illustration of spurious tones that arise from
pulse-width-modulated control signal.
pushes spurious tones to M times the PWM frequency so that they can be
ltered by a higher bandwidth lter, thus reducing the area penalty by nearly
M times. This technique requires replicating single phase circuitry (CCRO
buer, PD, and D2I converters) M times, which increases the controller area
and possibly exacerbates the spurious tones caused by mismatch between
oscillator output and reference signal.
3.3 Noise Analysis
Besides the spurious tones, total phase noise appearing at the output domi-
nates the measured jitter of the PLL output. In order to identify the phase
noise contributor, we present the noise analysis of the time-based PLL in
this section. Compared to a conventional capacitor-based integrator, an
oscillator-based integrator adds more noise and degrades the PLL phase
noise performance. To quantify all noise contribution in the system, the
noise model of the proposed time-based PLL is shown in Fig. 3.3. The noise
model of the integral path is shown in Fig. 3.3 (a), along with the noise model
of the complete PLL shown in Fig. 3.3 (b). The output phase noise power
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Figure 3.3: Noise model of (a) time-based integrator, and (b) complete PLL
loop.
spectral densities of the oscillator, PD, and D2I converter are denoted as
S;CCROI , SPD, SD2I;INT, and SD2I;PD, respectively. Taking the parasitic poles
associated with CCROI and CCROM into account, the loop gain transfer
function shown in Eq.(2.8) changes to:
LG(s) =
OUT(s)
IN(s)
=
1
N
KPFD 1
1 + s=!pm
KCCROM
s


KD2IPROP +
KINT
s
 1
1 + s=!pi

(3.12)
where !pm and !pi denote the parasitic poles at the output of CCROM and
integrator CCROI, respectively. The noise transfer functions of CCROM
(NTFCCROMOUT ) and CCROI (NTF
CCROI
OUT ) are equal to:
NTFCCROMOUT (s) =
1
1 + LG(s)
(3.13)
NTFCCROIOUT (s) = KPD KD2I;PD 
1
1 + s=!pm
 KCCROM=s
1 + LG(s)
(3.14)
where LG(s) is given by Eq. (3.12). The output referred noise of CCROM
and CCROI is calculated to be:
SCCROM;OUT =
NTFCCROMOUT 2  S;CCROM (3.15)
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SCCROI;OUT =
NTFCCROIOUT 2  S;CCROI (3.16)
Plotting magnitude response of the two noise transfer functions, as shown
in Fig. 3.4, illustrates that increasing the loop bandwidth helps suppress
the in-band phase noise contribution from both CCROM and CCROI. We
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Figure 3.4: Simulated CCROM and CCROI phase noise transfer functions.
also note that noise from CCROI experiences only rst-order (slope of -20
dB/dec) suppression and therefore can be expected to contribute more noise
as compared to that of CCROM.
Given with the power spectral density of the output phase noise, the cor-
responding output jitter can be calculated as follows:
2 =
Z 1
0
SOUT(f)df (3.17)
Usually the jitter is dened in units of time. We can calculate the time-
domain jitter using the following equation:
2T =
sZ 1
0
SOUT(f)df 
TOUT
2
(3.18)
where TOUT is the period of the output clock. The output phase noise plots
shown in Fig. 3.5, assuming that CCROM and CCROI have a phase noise of
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-90 dBc/Hz and -94 dBc/Hz, respectively, at 1 MHz oset, show that CCROI
dominates in-band phase noise. Using Eq. (3.18), the total integrated jitter
obtained by integrating the phase noise is equal to 3 ps, of which CCROI
accounts for 2.85 ps and CCROM for 1.06 ps.
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Figure 3.5: Simulated output phase noise plot.
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CHAPTER 4
SPUR REDUCTION TECHNIQUES
In this chapter, we propose to use pseudo-dierential architecture to over-
come the spurious tone problems discussed in the previous chapter. The spur
analysis in the previous section showed that the two main sources of spurs
are: (i) free-running frequency error of CCROI from FREF and (ii) modula-
tion of CCROM control current by a PWM signal. Before discussing ways
to mitigate these spurs, it is instructive to rst evaluate the impact of PLL
feedback on these spurs. To this end, we rst calculate the phase deviations
caused by control current perturbations as:
OUT(s)
IINT(s)
=
KCCROM=s
1 + LG(s)
(4.1)
where LG(s) is the loop gain of the PLL and is given by Eq. (2.8). Plotting
Eq. (4.1) as shown in Fig. 4.1 (a) indicates a band-pass transfer characteristic
with the peak located at around the PLL bandwidth. As a result, output
phase is sensitive to control current perturbations that are in the vicinity of
PLL bandwidth, while those away from it (either very low or very high fre-
quencies) are suppressed by the loop in proportion to the ratio of PLL band-
width to the spur frequency. Therefore, spur magnitude can be reduced either
by lowering the PLL bandwidth or increasing the spur frequency. Because
lowering the PLL bandwidth exacerbates CCROM phase noise, we consider
ways to increase the spur frequency to improve spur suppression (Fig. 4.1
(b)).
To this end, we employ the pseudo-dierential time-based integrator archi-
tecture shown in Fig. 4.2 [7, 8, 12]. Note that the pseudo-dierential archi-
tecture implements a 2-phase PWM control [13]. The small signal model of
the pseudo-dierential integrator is shown in Fig. 4.3. It consists of a set of
D2Is that convert pseudo-dierential duty cycle input into current and drive
a pair of matched ring oscillators. Two PDs compare CCRO output phases,
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Figure 4.1: Illustration of inherent suppression of high frequency spur by
PLL loop.
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INT;0 and INT;180, and generate pseudo-dierential PWM signals, DOUT,
and DOUT. This pseudo-dierential integrator oers two main advantages
compared to its single-ended counterpart. First, using two matched CCROs
allows us to operate the integrator at any switching frequency independent
of the reference frequency. Consequently, by choosing the free-running fre-
quency of the two CCROs to be much higher than the reference frequency,
the PWM control induced spurs can be pushed to a high frequency where
they can be greatly suppressed by the bandpass transfer characteristic of the
PLL. Second, ensuring good matching between the two CCROs reduces the
static phase oset, which results in a smaller reference spur. However, the
eectiveness of the pseudo-dierential architecture depends on the matching
between CCRO free running frequencies. The dierence between the free-
VPFD
PD DOUT
DOUT
VPFD
PD
D2IINT
D2IINT
ICCRO,IP
ICCRO,IN
ΦINT,0
ΦINT,180
Figure 4.2: Pseudo-dierential implementation of time-based integrator.
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FCCRO,IP
KPD
ΦeKCCRO,IP
ICCRO,IP
KD2I,INT
FCCRO,IN
KPD
-Φe
KCCRO,IN
ICCRO,IN
DOUT
DOUT
VPFD
VPFD
Figure 4.3: Small signal model of pseudo-dierential time-based integrator.
running frequencies of the two CCROs, or equivalently FCCROIP 6= FCCROIN ,
appears as static phase oset, OS;di , as described earlier (Section 3.1) and
is equal to:
OS;di =
FCCROIP   FCCROIN
KD2IINTKCCROIKPFD
(4.2)
Note that Eq. (4.2) assumes no mismatch between the oscillator gain KCCROIP =
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KCCROIN = KCCROI . Reference spur caused by the pseudo-dierential inte-
grator can be calculated similarly to the single-ended case, and is estimated
as:
Spur magnitude[dB] = 20 log

FBW
FREF
 N  OS;di

  20 log

FREF
Fpm

(4.3)
where Fpm denotes the parasitic pole of CCROM. Spur magnitude calcu-
lated based on Eq. (4.3) is plotted in Fig. 4.4 assuming CCROI free running
frequency of 1 GHz and KCCROI = 3MHz=A. Spur magnitude obtained
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Figure 4.4: Reference spur versus free running frequency mismatch between
pseudo-dierential oscillators with (a) behavioral simulation, and (b)
narrow-band approximation.
from behavioral simulations of the PLL is also plotted in Fig. 4.4. Compared
to the simulation, calculation based on Eq. (4.3) indicates that narrow-band
approximation well captures the spur performance degradation caused by
CCROI mismatch. Nevertheless, the analysis/simulations indicate that a
spur magnitude of -45 dB can be achieved if the mismatch is kept within
1000 ppm, or 0.1% of the free-running frequency. In order to limit the spur
magnitude caused by the integrator oscillator pairs, additional calibration
shall be implemented to ensure the matching requirement is met. However,
due to the time limitation we are not able to include additional circuitry,
yet we do want to present our thoughts regarding the matching problem ex-
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isting in the practical fabrication. For the time-based PLL, we choose to
use inverter-based ring oscillators to save chip area. It is possible, however,
for the frequency mismatch to exceed 0.1% easily between the free running
frequencies of the two integral path oscillators. Monte-Carlo simulation of
our oscillators is shown in Fig. 4.5. Based on the Monte-Carlo simulation,
C
o
u
n
t
Mean = 1.16 GHz
σ = 9.49 MHz
Figure 4.5: CCROIP=N Monte-Carlo simulation (500 points).
at a nominal frequency of 1.16 GHz, the standard deviation (1) of the mis-
match is 9.49 MHz, which is equal to 0.8% or equivalently 8000ppm of the
center frequency. If not corrected, this large frequency mismatch can lead
to a large reference spur of magnitude -28 dB, severely degrading the jitter
performance. To overcome such mismatch in chip fabrication, additional cal-
ibration loop must be implemented along with the core components of the
PLL. In a practical realization, a coarse (5-bit) frequency locked loop can be
used at start-up to bring 5 frequency mismatch down to 1000ppm. Based
on the tuning characteristic shown in Fig. 4.6, a frequency lock loop (FLL)
must provide an oset current of about 25 A at a nominal oscillation fre-
quency of 1 GHz. With KCCROIP=N estimated to be 3 MHz/A, the estimated
area penalty of the FLL to cover the mismatch and process variation is about
0.0004 mm2, a very small portion of measured active area (0.0021 mm2) of
the prototype PLL.
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Figure 4.6: CCROIP=N tuning curve versus control current across process
corners.
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CHAPTER 5
BUILDING BLOCKS
In this chapter, the circuit implementation of the building blocks is presented.
The complete block diagram of the prototype PLL is shown in Fig. 5.1.
Section 5.1 discusses the implementation of the current-controlled ring os-
PROP
IP
IN
D
Q
D
Q
IN
REF
D
Q
D
Q
IN
REF
INT
PD
M
Figure 5.1: Complete block diagram of proposed time-based PLL.
cillator as well as the D2I converter which has been incorporated into the
control portion of the CCRO. Section 5.2 describes the implementation of
the phase detector.
5.1 Current-Controlled Ring Oscillator
The schematic of the current controlled ring oscillator is shown in Fig. 5.2.
It is implemented using ve current-starved pseudo-dierential stages con-
nected in a ring oscillator topology. The delay cell is composed of two CMOS
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inverters whose outputs are coupled in a feed-forward manner using trans-
mission gates to ensure dierential operation [14]. An output buer (not
IN IN
VS
OUT
OUT
Figure 5.2: Schematic of current controlled ring oscillator.
shown in the gure) is used to convert CCRO output to rail-to-rail CMOS
levels. A small inverter-based latch is added at the outputs of the buer
to minimize duty cycle error and achieve close to 50% duty cycle [7]. The
pseudo-dierential time-based integrator uses two such oscillators. Output
oscillator, CCROM, uses the same topology but with transistor dimensions
adjusted to achieve the target output frequency range of 0.4GHz to 2.6GHz
under all process corners.
The tuning of oscillator CCROM by the proportional and integral control
paths is implemented as shown in Fig. 5.3. Fixed bias current IB tunes the
CCRO frequency coarsely and brings it close to the target frequency. Pro-
portional (ID2I;PROP) and integral (ID2I;PD) currents are summed at the vir-
tual supply node, VS, of the CCRO. Proportional control current, ID2I;PROP,
takes 3 values, 2IP, IP, and 0, corresponding to the 3 PFD states, UP, Re-
set, and DN, respectively. This mapping is performed by the 2 switches
that are controlled by UP and DN [5]. Integral control is similarly imple-
mented by mapping the two states of the PD to two current values, IPD and
0, by using one switch. Because the CCRO integrator is implemented in a
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pseudo-dierential manner, two switches controlled by the two PD outputs
are necessary to generate the integral control current ID2I;PD as depicted in
Fig. 5.3.
ID2I,PD ID2I,PROP
PDΦ0 PDΦ180 UP DN
CCRO
IB
IB
BUF
CP
OUT
VS
IP IP
Figure 5.3: Schematic of duty-cycle to current converter.
5.2 Phase Detector
Phase detector used in the CCRO integrator is implemented using the two-
state architecture shown in Fig. 5.4 (a). The linear range and gain of the
PD are equal to 2 radians and 1=2 Volt/radian, respectively. Compared
to a conventional 2-state PD [15], Q output of FF2 is used instead of its Q
output. This shifts the PD transfer characteristic by  radians resulting in
zero average output when the input phase dierence is equal to  radians
as depicted in Fig. 5.4 (b). Consequently, if the two oscillators in the time-
Figure 5.4: (a) Two-state phase detector and (b) transfer characteristic.
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based integrators are matched, the PLL locks with a phase dierence of 
radians at the PD input, which results in a PD output duty cycle of 50%.
This maximizes the tuning range of the integral control path. The XOR gate
is implemented using a fully symmetric architecture shown in Fig. 5.5. The
symmetric architecture helps to improve the matching between rise and fall
time of the XOR output, improving the overall linearity of the two-state PD
with respect to the 50% center point of the output duty cycle.
Figure 5.5: Schematics of a fully symmetric XOR gate.
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CHAPTER 6
MEASUREMENT RESULTS
In this chapter, the measurement results of the prototype PLL are presented.
The prototype PLL is implemented in a 65 nm CMOS LP process, and the
die photograph is shown in Fig. 6.1. The PLL occupies an active area of
0.0021mm2 (52m 40m). Thanks to its highly digital implementation,
CCROM
P
F
D
P
D
D
IV
C
C
R
O
IP
/N
BUF
40μm
52μm
Figure 6.1: Die micrograph.
the prototype PLL operates across a supply voltage range of 0.6 to 1.2V,
and achieves an operating range of 0.4 to 2.6GHz while consuming a total
power of 0.16 to 2.38mW. The measured output phase noise plot is shown in
Fig. 6.2. The phase noise at 1MHz oset is -103 dBc/Hz and the root mean
square (r.m.s.) jitter obtained by integrating the phase noise from 10 kHz
to 300MHz is 3.73 ps. The peaking observed in the plot is caused by phase
margin degradation due to more than expected integral path gain resulting
from underestimation of KCCROI . The spectrum of 2.2 GHz PLL output
generated from a 275 MHz reference clock is shown in Fig. 6.3. The measured
reference spur magnitude is -40.5 dBc. Fig. 6.4 plots the integral path phase
34
Figure 6.2: Phase noise plot at 2.2GHz output frequency.
-40.5dB
Figure 6.3: Measured reference spur at 2.2GHz output spectrum.
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detector output duty cycle as a function of CCROM frequency deviation from
the target PLL output frequency. The output duty cycle changes from 25%
to 75% as the deviation is varied by 40MHz. Therefore, the tracking range
of the integral path is about 40MHz, which can be further extended by
increasing D2IPD converter current at the expense of increased high frequency
spur at the PWM frequency and phase noise contribution from CCROI. Note
that the reference spur stays unaltered if the ratio of proportional path to
integral path gain is maintained suciently high (see Chapter 3). So in a
practical realization, an alternative to increasing the tracking range is to
add a double integral path as outlined in [5]. The integrated jitter and
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Figure 6.4: Phase detector output duty cycle versus oscillator free running
frequency error.
reference spur of the PLL output are measured across the tracking range
and the results are shown in Figs. 6.5 and 6.6, respectively. No signicant
variation of integrated jitter is observed and the reference spur is below -
40 dBc across the whole range. At a frequency oset of 24 MHz, the integral
path oscillator outputs shown in Fig. 6.7 demonstrate proper operation of
the proposed time-based integral control. The measured long-term r.m.s.
and peak-to-peak jitter at 2.2GHz output frequency are equal to 4.9 ps and
46 ps, respectively (see Fig. 6.8). Note that jitter performance degrades
when using a lower reference frequency because of reduced loop bandwidth.
Under this condition, jitter can be reduced only by burning more power in
the oscillators. The performance summary of the prototype PLL is shown in
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Figure 6.5: Integrated RMS jitter versus phase detector output duty cycle.
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Figure 6.6: Reference spur versus phase detector output duty cycle.
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Figure 6.7: Measured CCROIP=N time domain waveforms at frequency
oset of 24 MHz.
Figure 6.8: Jitter histogram at 2.2GHz output frequency.
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Table 6.1. A comparison with the state-of-the-art design is shown in Table 6.2
featuring PLL designs using FinFET technology (< 28 nm). With integral
path implemented using time-based integrator, the proposed PLL achieves
the smallest area among all the reported PLLs. Use of highly digital circuits
such as inverters to implement the integral path allows aggressive supply
voltage scaling. While the proposed architecture achieves a large reduction in
area, excess icker noise in deeply scaled technologies may warrant increasing
the oscillator size, thus reducing the area benet. Such a trade-o exists in
conventional digital PLLs as well because of the increased size of the digital-
to-analog converter used to control the oscillator.
Table 6.1: Performance summary of proposed time-based
phase-locked loop.
This Work
Technology 65 nm
Area [mm2] 0.0021
Normalized Area1 1
Architecture Time-based PLL
Supply [V] 1.2 1.0 0.8 0.6
Output Freq. [GHz] 2.6 2.2 1.0 0.4
Ref. Freq. [MHz] 325 275 130 50
RMS Jitter [ps] 3.71 3.73 14.4 33.5
Power [mW] 2.38 1.82 0.64 0.16
Power E. [mW/GHz] 0.92 0.83 0.64 0.4
FoM [dB]2 -224.8 -226.0 -218.8 -217.5
1Normalized Area =
"
Area
0:0021mm2



65 nm
2#
2 FoM = 10log
h 
rms
1sec
2   Power
1mW
i
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Table 6.2: Performance comparison of proposed time-based phase-locked
loops with state-of-the-art designs.
This Work ISSCC'12 ISSCC'14 ISSCC'15
[16] [17] [18]
Technology 65 nm 22 nm 22nm 14nm
Area [mm2] 0.0021 0.017 0.012 0.009
Normalized Area1 1 70.67 60.36 92.35
Architecture TB-PLL BB-DPLL BB-DPLL BB-DPLL
Supply [V] 1.0 0.5 1.0 0.9 0.8
Output Freq. [GHz] 2.2 0.3 3.2 0.025 1.6 0.032 2.0
Ref. Freq. [MHz] 275 40 26 50
RMS Jitter [ps] 3.73 3.1 28 18.8
Power [mW] 1.82 3.4 3.1 2.06
Power E. [mW/GHz] 0.83 1.06 1.94 1.03
FoM [dB]2 -226.0 -224.8 -206.1 -211.4
1Normalized Area =
"
Area
0:0021mm2



65 nm
2#
2 FoM = 10log
h 
rms
1sec
2   Power
1mW
i
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CHAPTER 7
CONCLUSION
A time-based integrator based PLL architecture that achieves low active area
and excellent power eciency is presented. The time-based integral path
greatly alleviates the area penalty seen in conventional PLL architectures,
and provides one alternative implementation of a type-II PLL featuring good
scalability with process and no quantization error in the system. Pseudo-
dierential architecture of the time-based integrator has been proposed to
overcome the drawbacks of reference spur degradation when directly applying
PWM control to the oscillator. The proposed architecture helps decouple
the oscillation frequency choice of the integral path oscillator from the PLL
reference, and better leverage the loop response to achieve spur suppression.
The prototype time-based PLL operates over a wide range of supply (0.6 to
1.2V) with output frequencies ranging from 0.4 to 2.6GHz, and occupies an
active area of only 0.0021mm2. At 2.2 GHz, the time-based PLL consumes
only 1.82 mW from a 1 V supply and achieves 3.73 psrms integrated jitter.
The performance of the proposed time-based PLL is summarized in Table 6.1,
and is compared with state-of-the-art PLLs in Table 6.2.
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